同步操作将从 liangkangnan/tinyriscv 强制同步,此操作会覆盖自 Fork 仓库以来所做的任何修改,且无法恢复!!!
确定后同步将在后台操作,完成时将刷新页面,请耐心等待。
###1.Introduction
This opensource project is a tiny riscv processor core which written by verilog. It is very simple and easy to understand. Tinyriscv has the following characteristics:
1)Implemented RV32I instruction set.
2)Use three-stage flow line.
3)Can run simple C program.
###2.How to use
Tinyriscv run on windows platform, it Compiled and simulated with iverilog. Before to use, you need install these tools below:
1)iverilog
Download from http://bleyer.org/icarus/](http://bleyer.org/icarus/, install it and add to system environment PATH.
2)GNU Toolchain
Download from BaiduNetDisk https://pan.baidu.com/s/1bYgslKxHMjtiZtIPsB2caQ, extraction code is 9n3c, decompress it into tools directory.
3)make tool
Download from BaiduNetDisk https://pan.baidu.com/s/1nFaUIwv171PDXuF7TziDFg, extraction code is 9ntc, decompress it and add to system environment PATH.
Take the "add" instruction as an example to show how to use:
Open the CMD and goto the sim directory and run command below:
sim_new_nowave.bat ..\tests\isa\generated\rv32ui-p-add.bin inst.data
You can see the following print if it run successfully:
此处可能存在不合适展示的内容,页面不予展示。您可通过相关编辑功能自查并修改。
如您确认内容无涉及 不当用语 / 纯广告导流 / 暴力 / 低俗色情 / 侵权 / 盗版 / 虚假 / 无价值内容或违法国家有关法律法规的内容,可点击提交进行申诉,我们将尽快为您处理。